JPS635236Y2 - - Google Patents

Info

Publication number
JPS635236Y2
JPS635236Y2 JP18911182U JP18911182U JPS635236Y2 JP S635236 Y2 JPS635236 Y2 JP S635236Y2 JP 18911182 U JP18911182 U JP 18911182U JP 18911182 U JP18911182 U JP 18911182U JP S635236 Y2 JPS635236 Y2 JP S635236Y2
Authority
JP
Japan
Prior art keywords
external connection
package
chip carrier
recess
connection terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP18911182U
Other languages
English (en)
Japanese (ja)
Other versions
JPS5993145U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP18911182U priority Critical patent/JPS5993145U/ja
Publication of JPS5993145U publication Critical patent/JPS5993145U/ja
Application granted granted Critical
Publication of JPS635236Y2 publication Critical patent/JPS635236Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP18911182U 1982-12-16 1982-12-16 高密度チツプキヤリヤ Granted JPS5993145U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18911182U JPS5993145U (ja) 1982-12-16 1982-12-16 高密度チツプキヤリヤ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18911182U JPS5993145U (ja) 1982-12-16 1982-12-16 高密度チツプキヤリヤ

Publications (2)

Publication Number Publication Date
JPS5993145U JPS5993145U (ja) 1984-06-25
JPS635236Y2 true JPS635236Y2 (en]) 1988-02-12

Family

ID=30407805

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18911182U Granted JPS5993145U (ja) 1982-12-16 1982-12-16 高密度チツプキヤリヤ

Country Status (1)

Country Link
JP (1) JPS5993145U (en])

Also Published As

Publication number Publication date
JPS5993145U (ja) 1984-06-25

Similar Documents

Publication Publication Date Title
JP3560488B2 (ja) マルチチップ用チップ・スケール・パッケージ
US6236109B1 (en) Multi-chip chip scale package
US6239366B1 (en) Face-to-face multi-chip package
KR970067801A (ko) 반도체 장치 및 그 제조방법
KR950030321A (ko) 반도체장치 및 그 제조방법 및 기판
US7868439B2 (en) Chip package and substrate thereof
EP0221496A2 (en) Integrated circuit package
JP3166490B2 (ja) Bga型半導体装置
JPS635236Y2 (en])
KR960035997A (ko) 반도체 패키지 및 그 제조방법
KR20000052097A (ko) 멀티-칩 칩 스케일 집적회로 패키지
US20050012226A1 (en) Chip package structure
US6256189B1 (en) Heat slug design which facilitates mounting of discrete components on a package without losing lands or pins in the package
KR19980025890A (ko) 리드 프레임을 이용한 멀티 칩 패키지
JP2734684B2 (ja) 半導体素子パッケージ
JP2770530B2 (ja) フィルムキャリアパッケージ
JPS645893Y2 (en])
JPS6154656A (ja) 半導体装置
KR200278534Y1 (ko) 칩 크기 패키지
JPH0473298B2 (en])
JPH0969587A (ja) Bga型半導体装置及びbgaモジュール
KR100206975B1 (ko) 반도체 패키지
JPS5915383B2 (ja) 半導体集積回路用実装化装置
KR200278535Y1 (ko) 칩 크기 패키지
KR20000052093A (ko) 멀티-칩 칩 스케일 패키지